CGP, PG Online, and more
Amazon amazon.co.uk
Python Books
Beginner to advanced Python
Amazon amazon.co.uk
Raspberry Pi Kits
For programming projects
Amazon amazon.co.uk
Fastmail — Private Email
Privacy-first email with no ads and no tracking
fastmail.com
Dynadot — Domain Registration →
Register or transfer domains with free SSL and affordable pricing
dynadot.com
Zen Internet — UK Broadband →
Award-winning UK broadband with no data caps and great customer service
zen.co.uk
CS Revision Guides

CS1: Processor Architecture and Operating Systems

Year 1 / ASYear 2 / A-Level All Boards (AQA, Edexcel, OCR, WJEC, CCEA) AQA

Von Neumann vs Harvard, Fetch-Decode-Execute cycle, ALU, registers, pipelining, RISC vs CISC, memory management.

Fastmail

📋 Key Definitions and Core Concepts

Von Neumann Architecture: Computer architecture where instructions and data share the same memory space and system bus.
Pipelining: Instruction execution technique where multiple instruction phases (Fetch, Decode, Execute) overlap concurrently.

🔍 Key Principles & Specification Requirements

  • Registers: PC (Program Counter), MAR (Memory Address), MDR (Memory Data), CIR (Current Instruction), ACC (Accumulator).
  • RISC (simple single-cycle instructions, more RAM, pipelining friendly) vs CISC (complex hardware instructions, compact code).
  • Operating system roles: Process scheduling (Round Robin, SRT), virtual memory (paging/segmentation), interrupt handling.

💡 Worked Example Question

Exam-Style Question

Question:

Explain the Fetch-Decode-Execute cycle step-by-step with register transfers.

Model Solution & Mark Scheme:

1. Fetch: PC contents copied to MAR (MAR ← [PC]). PC incremented (PC ← [PC] + 1). Instruction fetched from RAM via data bus into MDR (MDR ← [[MAR]]). Instruction moved to CIR (CIR ← [MDR]).
2. Decode: CIR splits instruction into opcode and operand; Control Unit decodes.
3. Execute: ALU executes arithmetic/logic or data is loaded/stored; flags updated.

❓ Practice Questions & Mark Schemes

Q1: Explain the significance of Processor Architecture and Operating Systems in A-Level examination contexts.

Show Model Answer

Answer: Demonstrate clear conceptual understanding of Processor Architecture and Operating Systems, defining core terminology and citing relevant principles or case examples.

Q2: Evaluate key arguments or methodologies concerning Processor Architecture and Operating Systems.

Show Model Answer

Answer: Contrast competing perspectives, discuss empirical evidence or theoretical limitations, and synthesize a balanced, well-reasoned conclusion.

🎬 Video Resources

📄 Past Papers & Exam Resources

🔗 Further Reading & Resources

🧠 Flashcards (Spaced Repetition)

📝 Exam Questions by Topic

🎯 Target Tests (Auto-Graded)

🎓 Smart Lesson (Guided)